System Verilog UVM Design Verification Test Engineer, Los Angeles, CA, United States

System Verilog UVM Design Verification Test Engineer

New Yesterday

: The project relates to the design and verification of a custom controller for analog components. The controller has interfaces such as SPI, Ethernet and AXI to drive the internal components and send data. Responsibilities: UVM...

Apply

Location:: Los Angeles, CA, United States