ASIC Engineer, Design Verification
5 Days Old
ASIC Engineer, Design Verification
Meta is hiring an ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with the best in the industry, focused on developing ASIC solutions for Meta's data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
ASIC Engineer, Design Verification Responsibilities
- Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
- Develop functional tests based on verification test plan
- Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
- Debug, root-cause and resolve functional failures in the design, partnering with the Design team
- Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
- Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 6+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
- 6+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
- Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Preferred Qualifications
- Experience with revision control systems like Mercurial(Hg), Git or SVN
- Experience with verification of ARM/RISC-V based sub-systems or SoCs
- Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
- Experience in development of UVM based verification environments from scratch
- Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
- Experience with IP or integration verification of high-speed interfaces like PCIe, RoCE, DDR, HBM, Ethernet
- Experience with micro-architectural performance verification
- Experience verifying GPU/CPU designs
- Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs
- Experience working across and building relationships with cross-functional design, model and emulation teams
- Track record of 'first-pass success' in ASIC development cycles
About Meta
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible todaybeyond the constraints of screens, the limits of distance, and even the rules of physics.
$142,000/year to $203,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
Equal Employment Opportunity
Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here.
Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.
- Location:
- Sunnyvale
We found some similar jobs based on your search
-
2 Days Old
ASIC Engineer, Design Verification
-
Menlo Park
ASIC Engineer, Design Verification Meta is hiring an ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center...
More Details -
-
5 Days Old
ASIC Engineer, Design Verification
-
Sunnyvale
ASIC Engineer, Design Verification Meta is hiring an ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center...
More Details -
-
8 Days Old
Senior ASIC Design Verification Engineer
-
Santa Clara
Senior Asic Design Verification Engineer NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence p...
More Details -
-
15 Days Old
ASIC Design Verification Engineer, Technical Leader
-
San Jose, CA, United States
- Engineering
The application window is expected to close on 7/30/2025 This is an onsite role and will require working out of the Milpitas/San Jose office location. Who We Are: The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms fo...
More Details -
-
15 Days Old
ASIC Design Verification Engineer, Technical Leader
-
San Jose, CA, United States
- Engineering
ASIC Design Verification Engineer, Technical Leader Apply (https://jobs.cisco.com/jobs/Login?projectId=1447177) Location:San Jose, California, US Area of InterestEngineer - Hardware Compensation Range168800 USD - 241200 USD Job TypeProfessional T...
More Details -
-
18 Days Old
ASIC Design Verification Engineer, Technical Leader
-
San Jose, CA, United States
- Engineering
ASIC Design Verification Engineer, Technical Leader Location: San Jose, California, US Area of Interest Engineer - Hardware Compensation Range 168800 USD - 241200 USD Job Type Professional Networking Job Id 1447177 The application window has been ex...
More Details -