Sr. Physical Design Engineer
15 Days Old
Groq delivers fast, efficient AI inference. Our LPU-based system powers GroqCloudâ„¢, giving businesses and developers the speed and scale they need. Headquartered in Silicon Valley, we are on a mission to make high performance AI compute more accessible and affordable. When real-time AI is within reach, anything is possible. Build fast.
Sr. Physical Design Engineer
Mission:
The Physical Design Engineer will be responsible for block level synthesis, place & route and sign-off.
Responsibilities & opportunities in this role:
- Responsible for block level Synthesis, Place & Route, Timing Sign-off, Physical & Electrical Sign Off, Logical Equivalence and Low-Power checks - end to end RTL 2 GDS at block level.
- Responsible for floorplanning, IP placement, timing constraints, UPF.
- Collaborate closely with the Microarchitecture/Logic Design team to optimize the design for best PPA goals.
- Work with the Infrastructure/EDA/CAD team to optimize flows and methodology. Influence tools, flows and physical design methodology with a data driven approach to optimize flows for best PPA.
- Work closely with vendor teams to achieve various milestone goals for block level physical implementation.
Ideal candidates have/are:
- BS in Electrical Engineering or Computer Engineer or related degree required; advanced degrees (MS, PhD) a plus.
- 5-8 years of meaningful industry experience and a background in block/top level physical design of high-speed processors (i.e. Graphics, Microprocessors, Network Processors, or Mobile / Multimedia SOCs)
- Proven track record of implementing designs through synthesis, placement, CTS, Routing, Extraction, Timing and Physical/Electrical Verification
- Good knowledge of employing best-known methods to handle/optimize DFT structures in Physical Design at Block level.
- Strong hands-on experience in implementing multi-voltage, multi-clock domain designs.
- Proficiency in different CTS methodologies, global clock design.
- Expert in implementing PD power optimization techniques and have a keen eye to look for power reduction options throughout the PD cycle.
- Strong understanding of timing constraints & analysis, power grid design, power analysis (EMIR/di/dt), ECO generation and MCMM STA.
- Deep understanding of low power format like UPF/CPF
- Experience in formal equivalency checks, Low Power Rule verification.
- Expert in industry standard EDA tools like Cadence Genus/Innovus/Tempus, Synopsys Fusion Compiler/ICC2/Primetime, Ansys Redhawk, Joules/PTPX
- Strong Automation skills using scripting languages like TCL, Python, Perl etc.
Attributes of a Groqster:
- Humility - Egos are checked at the door
- Collaborative & Team Savvy - We make up the smartest person in the room, together
- Growth & Giver Mindset - Learn it all versus know it all, we share knowledge generously
- Curious & Innovative - Take a creative approach to projects, problems, and design
- Passion, Grit, & Boldness - no limit thinking, fueling informed risk taking
If this sounds like you, we'd love to hear from you!
Compensation: At Groq, a competitive base salary is part of our comprehensive compensation package, which includes equity and benefits. For this role, the base salary range is $169,915 to $199,900, determined by your skills, qualifications, experience and internal benchmarks.
Location: Some roles may require being located near or on our primary sites, as indicated in the job description.
At Groq: Our goal is to hire and promote an exceptional workforce as diverse as the global populations we serve. Groq is an equal opportunity employer committed to diversity, inclusion, and belonging in all aspects of our organization. We value and celebrate diversity in thought, beliefs, talent, expression, and backgrounds. We know that our individual differences make us better.
Groq is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment opportunities to minorities, women, individuals with disabilities, and protected veterans.
Groq is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: talent@groq.com. This contact information is for accommodation requests only. Evaluation of requests for reasonable accommodations will be determined on a case-by-case basis.
- Location:
- Palo Alto
We found some similar jobs based on your search
-
15 Days Old
Sr. Physical Design Engineer
-
Palo Alto
About Groq Groq delivers fast, efficient AI inference. Our LPU-based system powers GroqCloud™, giving businesses and developers the speed and scale they need. Headquartered in Silicon Valley, we are on a mission to make high performance AI compute m...
More Details -
-
19 Days Old
Sr. Physical Design Engineer
-
Palo Alto, CA
-
$250
- Engineering
Sr. Physical Design Engineer Candidates should take the time to read all the elements of this job advert carefully Please make your application promptly. Mission: The Physical Design Engineer will be responsible for block level synthesis, place & ro...
More Details -
-
19 Days Old
Sr. Physical Design Engineer
-
Palo Alto, CA, United States
Sr. Physical Design EngineerMission:The Physical Design Engineer will be responsible for block level synthesis, place & route and sign-off.Responsibilities & opportunities in this role:Responsible for block level Synthesis, Place & Route, Timing Sign...
More Details -
-
74 Days Old
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
-
Sunnyvale
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal o...
More Details -
-
74 Days Old
Sr. Physical Design Engineer, Annapurna Labs
-
Cupertino
Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, a...
More Details -
-
84 Days Old
Sr. Physical Design Engineer, Annapurna Labs
-
Cupertino, CA
-
$200
- Engineering
Sr. Physical Design Engineer, Annapurna Labs Join to apply for the Sr. Physical Design Engineer, Annapurna Labs role at Amazon Web Services (AWS) Sr. Physical Design Engineer, Annapurna Labs 2 weeks ago Be among the first 25 applicants Join to app...
More Details -